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SUMMARY 
Research programs have demonstrated that digital electronic controls are 
more suitable for advanced a1rcraft/rotorcraft turbine engine systems than 
hydromechan1cal controls. Commercially available microprocessors are believed 
to have the speed and computational capability required for implementing ad-
vanced digital control algorithms. Thus, it is desirable to demonstrate that 
off-the-shelf microprocessors are indeed capable of performing real-time con-
trol of advanced gas turbine engines. The engine monitoring and control (EMAC) 
unit has been designed and fabricated specifically to meet the requirements of 
an advanced gas turbine engine control system. The EMAC unit is fully opera-
tional in the Army/NASA small turboshaft engine digital controls research 
program. 
INTRODUCTION 
As the demand for improved a1rcraft/rotorcraft turbine engine performance 
becomes more pronounced, the need for more sophisticated engine control systems 
becomes more evident. Hydromechan1cal engine controls, which have been the 
control mechanism for years, are having difficulty performing some functions 
considered essential to the operation of modern a1rcraft/rotorcraft turbine 
engine systems - e.g., torque matching and overs peed control. Research pro-
grams have demonstrated that digital electronic controls can successfully 
handle such tasks (refs. 1 to 4). Thus, digital electronic controls are recog-
nized to be more suitable for control of future advanced gas turbine engines. 
Thus far most of the digital controls research programs have implemented the 
control laws on high-speed minicomputers. These units are typically quite 
large and not representative of an operational flight-worthy version of digital 
engine controls. Therefore, future programs will use smaller, denser computer 
circuitry more representative of flight hardware. This will add more credibil-
ity to the results of these programs. 
Commercially available l6-b1t microprocessors are believed to have the 
speed and computation capability required for;1mplement1ng advanced digital 
electronic engine controls. Thus, 1t is desirable to demonstrate that off-the-
shelf l6-b1t microprocessors are indeed capable of performing real-time digital 
electronic engine control. Several features are necessary in a turbine engine 
research control system. 
The research control sJstem.must be portable in order to move it to either 
a computer simulation laboratory or an engine test facility. In addition, the 
research unit should.(l) have the capability for making software changes 
easily, (2) be application independent so it can satisfy many research pro-
grams, and (3) proVlde the user with the ability to interrogate the control 
computer, while it is running in real time, to verify that it is performing 
correctly. The engine monitoring and control (EMAC) unit has been designed and 
fabricated at Lewis Research Center to meet these needs. This report presents 
a detailed design description of the EMAC unit. The report also describes the 
methodology needed to effectively use this engine monitoring and control unit 
in a research environment. 
OVERALL FUNCTIONAL DESCRIPTION OF EMAC UNIT 
The engine monitoring and control unit (EMAC) consists of two main ele-
ments: the monitoring unit and the control unit. These two units are enclosed 
in a double width relay rack. A photograph of the complete EMAC unit is shown 
in figure 1. The monitoring un1t ' s main function is to allow the operator to 
interrogate the control system while it is running in real time to assure 
proper operation of the control algorithm. This microcomputer controlled unit 
is capable of displaying, either in volts or engineering units (EU), all the 
data channels in and out of the EMAC unit. The control un1t ' s main function is 
to execute in real time the control system algorithm necessary for engine con-
trol. This algorithm is designed to maintain the particular research engine 
under normal operating conditions depending on engine status and engine 
environment. 
When operat1ng, the mon1tor1ng un1t ' s m1crocomputer cont1nuously samples 
the operator input device, a keyboard located on the front of the monitoring 
unit. Once the operator selects an actual data channel, the monitoring unit 
software executes the following steps: (1) the desired channel is routed by 
the switching matrix multiplexer to the EMAC's microcomputer, and (2) the chan-
nel description (which includes channel number, name of variable, scale factor 
for engineering units display, etc.) is generated and output to the monitoring 
unit front panel display system. The mon1tor1ng unit channel selection soft-
ware also provides some useful and commonly used special features such as (1) 
scan up - causes the next sequent1a1 channel to be selected, (2) scan down -
decrements the channel be1ng displayed by one, (3) previous channel - selects 
the last channel selected before the presently selected channel, and (4) change 
units - sw1tches the digital voltmeter display reading from volts to EU or 
conversely. 
The control un1t 1nteract1on w1th the user 1s accomp11shed by a Oecwr1ter 
(any RS-232 interface compatible dev1ce can be used) as opposed to the monitor 
un1t 1 s s1mple keyboard. The control unit's m1crocomputer contains an operat1ng 
system, CPM-8G, wh1ch is respons1b1e for all software file management and exe-
cution. Th1s operat1ng system, wh1ch resides on an 8-in flexible diskette, is 
loaded 1nto the control m1crocomputer memory every t1me a power up or a system 
reset is acknowledged by the control unit's m1croprocessor. Th1s 10ad1ng proc-
ess, called bootstrapp1ng, 1s accomplished by a bootstrap loader wh1ch resides 
in the control un1t 1 s m1crocomputer nonvolat1le memory (EPROM). 
In research programs invo1v1ng the development of d1g1tal electron1c con-
trol algorithms, 1t 1s des1rable, and many times necessary, to make software 
changes to the control algorithm. The control un1t 1 s flex1ble diskette system 
stores this control algor1thm. Since a flex1ble diskette is a read/write de-
vice, changes to the control algorithm can be made easily by using either a 
compatible m1croprocessor development system or the control un1t 1 s microcom-
puter operating system file management and support software. The control sys-
tem algorithm is loaded into the control m1crocomputer ' s random access memory 
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(RAM) using the operating system file management features. The control soft-
ware will maintain within its safe operating conditions either a real-time 
hybrid engine simulat10n or an actual exper1menta1 eng1ne. 
DETAILED DESCRIPTION OF EMAC HARDWARE 
Monitor1ng Unit Hardware 
A block d1agram showing the ma1n components of the EMAC mon1toring un1t 1s 
presented in figure 2. The heart of the monitoring unit is a custom-designed 
microcomputer. A photograph of th1s m1crocomputer 1s shown 1n f1gure 3. Th1s 
microcomputer 1s based on the Intel Corporat10n SOS5A-2 microprocessor. Some 
of the reasons for us1ng the Intel SOS5A-2 microprocessor are familiarity with 
the m1croprocessor software and hardware, re11ab1e vendor w1th a reputat10n of 
guaranteeing software and hardware support, and the existence of an in-house 
Intel compatible development system. 
The SOS5A-2 is a single ch1p, n-channe1 type, S-bit parallel central proc-
essing unit (CPU) with a O.S psec bas1c 1nstruct10n cycle and a 5-MHz internal 
system clock. Other major spec1ficat10ns include on-ch1p clock generator (only 
needs an external crystal or a capac1tor), a s1ng1e 5-V power supply, on-ch1p 
system controller, four vectored 1nterrupts, and a ser1a1 1nput/output port. A 
detailed description of the Intel SOS5A-2 m1croprocessor and 1ts support hard-
ware 1s prov1ded 1n references 5 and 6. 
The mon1toring m1crocomputer system conta1ns SK bytes of programmable 
read only memory (PROM), 1K bytes of random access memory (RAM), s1x 8-b1t 
parallel 1nput/output ports, and a programmable keyboard/d1sp1ay 1nterface. 
The memory map for the mon1tor1ng m1crocomputer 1s shown 1n f1gure 4. 
The nonvolatile memory (EPROM) is located at the lowest part of the memory 
map. The monitor1ng unit software package (the executive and service routines) 
starts at memory locat1on OOOOH. 
The proms used are 2716-1, wh1ch are u1trav101et, erasable, and e1ectr1-
cally programmable read only memory (EPROM) w1th a 2K by 8-b1t organ1zat1on. 
The rams are stat1c 2114-2, wh1ch have a 1K by 4-b1t organ1zat1on. The input/ 
output interface consist of two S255A-5 programmable per1phera1 interface 
ch1ps. Each of these ch1ps contains three 8-bit parallel ports wh1ch can be 
programmed to be either inputs, outputs, or a combination of both. An S279-5 
programmable keyboard/display controller is used as the 1nterface between the 
CPU and the keyboard and d1gita1 channel display. Commands and channel se1ec-
t10n inputs to the monitoring microcomputers are made by means of a 20-key key-
board. This keyboard consists of a 5 by 4 pushbutton sw1tch matr1x. The 
mon1tor1ng m1crocomputer res1des 1n a three-d1mens1ona1 w1rewrap card. Circu1t 
diagrams of the mon1tor1ng m1crocomputer are shown 1n f1gure 5. 
The front panel of the mon1tor1ng un1t conta1ns the display system, the 
20-key keyboard, the status and warning 11ghts, and the i11um1nated d1screte 
sw1tches. Figure 6 shows the mon1tor1ng un1t front panel. The d1sp1ay system 
components are an a1phanumer1c d1sp1ay, a d1g1ta1 voltmeter (DVM), a 4-d1g1t 
7-segment dig1ta1 d1sp1ay, and a d1screte eng1neer1ng units/volts indicator. 
The a1phanumer1c display 1s a 20-character programmable random access d1sp1ay, 
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which interfaces directly to the 8085A-2 microprocessor data bus. This alpha-
numeric display is used to display messages to the user and to display impor-
tant information on the channel being displayed by the monitoring unit: for 
example, "DVM OUTPUT IN VOLTS", "INVALID CHANNEL", "NG GAS GEN SPEED RPM", etc. 
The digital voltmeter has 4-1/2 digits with a full scale of ±200 mV. A passive 
network (voltage divider) is used to scale down the input to the DVM. The 
position of the decimal point in this DVM is externally driven by the monitor-
ing microcomputer. The front panel also contains 16 discrete indicators which 
are used by the control microcomputer to indicate the status of the engine and 
control system under investigation. These indicators are also very helpful 
when an engine operating limit is reached, because they will specifically dis- : 
play the condition of the engine at that point. Examples are a turbine input 
temperature limit or a gas generator overspeed. The discrete indicators are 
also used to indicate any algorithm calculation overflow, range checks on the 
inputs to the control microcomputer, etc. Sixteen discrete switches in the 
front panel are used by the EMAC operator to select or change engine control 
modes, to initialize different subroutines in the control algorithm, or to call 
a specific microcomputer program. In the process of evaluating and debugging a 
digital engine control algorithm it is desirable to check all possible control 
loops and control modes. For example, the user may want to execute the accel 
schedule or the idle schedule, or want to freeze the control system commands to 
the engine (whether it be real or simulated). The operator can also use these 
discrete switches to either execute or bypass certain sections of code in the 
control algorithm. 
The monitoring unit switching matrix design is based on analog CMOS 
switches. Figure 7 shows a block diagram of the switching matrix. These 
switches are latch proof d1electrically isolated analog switches with over-
voltage protection of up to ±25 V above the power supply voltages. The switch 
matrix consists of a total of 96 differential analog channels which are organ-
ized as four groups of 24 channels each. Each group of 24 channels resides on 
a three-dimensional wire-wrap-type electronic card. A picture of a typical 
group is shown in figure 8. One 8-bit parallel port from the monitoring micro-
computer is used to select the desired channel from the switching matrix. 
These eight parallel lines are binary encoded, thus necessitating a binary 
decoder. The output of the final stage of the switching matrix is routed to a 
scaling circuit. This scaling circuit consists of a multiplying digital to 
analog converter (MDAC) and some discrete circuitry to change the output of 
this MDAC from a current output to a voltage output. The output of this scal-
ing circuit is in the format: 
Vout = SF x Vin 
where Vin is the analog voltage in the data channel and SF is the scaling 
factor which is an 8-bit digital word. This scale factor is either one, for 
data readings in volts, or a fraction of one for an engineering units reading. 
This digital word is provided by the monitoring unit software and depends on 
what channel is being selected. The circuit diagram for this scaling circuit 
is shown in figure 9. 
The monitoring microcomputer, the switching matrix, the scaling circuit, 
and the interface circuitry for the front panel display system all reside in a 
three-dimensional horizontal chassis with a w1re-wrap-type ground plane and a 
rear input/output frame. This backplane permits the interconnection between 
d1fferent w1re wrap cards 1n the chass1s. 
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Control Unit Hardware 
The control unit hardware consists of a commercially available single 
board microcomputer, an analog to digital input multiplexer (MUX) board, two 
digital to analog output boards (DACS), a discrete input board, and a flexible 
diskette hardware system. A Decwr1ter is used to communicate with the control 
microcomputer via the microcomputer board RS-232 interface. This microcomputer 
board and its peripheral boards all reside in an Intel Corp. system chassis. 
A picture of the Intel 1SBC-660 system chassis is shown in figure 10. This 
system chassis is an eight-slot cardcage and backplane for Mu1t1bus compatible 
microcomputer and peripheral boards. It has a heavy duty power supply with 
all standard Mult1bus voltages and horizontal board mounting for compactness. 
The same reasons for the selection of an Intel 8085A-2 in the design of 
the monitoring unit microcomputer hold true in the selection of an Intel 8086 
based microcomputer as the control unit microcomputer. In addition to these 
reasons, the 8086 microprocessor has the speed and the computational capability 
necessary for digital electronic control systems for gas turbine engines. The 
control microcomputer is an Intel Corporation 1SBC 86-l2A single board com-
puter, which is based on the 8086 l6-b1t HMOS microprocessor central processing 
unit (CPU). 
A picture of the 86/l2A single board computer is shown in figure 11. The 
8086 CPU has a basic instruction cycle of 400 nsec, and a 5-MHz internal sys-
tem clock. Ths 1SBC 86/l2A single board microcomputer contains 32K bytes of 
dynamic RAM (expandable onboard to 64K bytes), sockets for up to 16K bytes of 
ROM (expandable onboard to 32K bytes), 24 programmable parallel I/O lines, 
programmable synchronous/asynchronous RS232C compatible serial interface with 
software selectable baud rates, two programmable l6-b1t BCD or binary t1mers/ 
event counters, and nine levels of vectored interrupt control (expandable to 
65 levels). The operating system used with this single board computer requires 
64K of RAM memory; thus, an expansion memory board was incorporated to the 
1SBC 86/l2A board. This expansion board sits on the 1SBC 86/l2A board in a 
piggyback fashion and provides 32K of additional RAM memory making 64K bytes 
total onboard RAM memory. Another special feature added to the computer board 
is a high-speed mu1t1modu1e numeric data processor. This is an 1SBC 337, which 
functions as a high-speed fixed and floating point coprocessor. This co-
processor is used primarily with the control unit's data collection software. 
Reference 7 describes the 1SBC 86/l2A single board computer in detail. 
The multiplexer I/O board provides up to 16 differential or 32 single 
ended analog input channels and two digital to analog converters (DACS). The 
multiplexer board is Mu1t1bus compatible and has l2-b1t binary analog to digi-
tal conversion capability, a programmable gain amplifier, end of scan and end 
of conversion interrupts, and an onboard dc/dc power converter as special fea-
tures. One of the DAC boards has four l2-b1t digital to analog converters and 
four digital output channels. These DAC's are software driven via doubled buf-
fered registers, and they can be individually set to any of five possible out-
put ranges. An input code to each channel can be configured as any of the 
following codes: natural binary, offset binary, or two's complement. The 
digital outputs from this board are high-current, high-voltage logic drivers 
which can be used for on/off (true/false) control of various system functions. 
The logic drivers have open collector outputs with 30 V and 30 rnA rating. The 
other DAC board provides eight additional 12-b1t digital to analog converters 
with the same specifications as the first one. The discrete input board pro-
vides for 24 optically isolated discrete input channels. This board is 
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Mult1bus compatible, and its inputs can be configured to operate with voltage 
or contact closures. The flexible diskette system components are a single 
board Multibus compatible disk controller and two 8-in disk drives. The disk 
drives and their associated interface electronics are enclosed in a 19-in rack 
mountable chassis/cabinet. The controller board, which is compatible with 
Intel single and double density formats, can support up to four diskette 
drives. 
Interface Hardware 
The EMAC unit signal flow diagram is shown in figure 12. All analog sig-
nals sent through the EMAC unit are three wires shielded. One hundred data 
channels are available at the EMAC input. A picture of the inside (back) of 
the EMAC unit is shown in figure 13. Ten base connectors, each consisting of 
ten channels, provide the inputs to the EMAC unit. Eighty of these channels 
are used as the unit trunk lines. Each trunk line is split and fed to the 
switching matrix input and to a 24 by 34 patch panel, which is located in the 
front panel of the monitoring unit. The remaining 20 channels are fed directly 
to the patch panel (without going through the switching matrix). These chan-
nels are dedicated to brush recorders and to other analog data recorders. 
Also, the multiplexer board inputs, the DAC boards outputs, and 16 general pur-
pose channels are available at the patch panel. The general purpose channels 
are connected directly to the switching matrix and are intended to be used as 
test points to check and track any signal available at the patch panel. The 
EMAC unit patch panel is the heart of the EMAC interface hardware because it 
permits the selection of many different configurations of inputs and outputs 
which could change with different applications of the EMAC unit. A layout of 
the EMAC patch panel is shown in figure 14. 
Finally, a set of 20 buffer amplifiers completes the EMAC interface hard-
ware. These buffers are high-accuracy, unity gain differential amplifiers 
which have a low gain error, low nonlinearity, high common mode rejection, and 
do not require external trim. Since the amplifier's inputs and outputs are 
available at the patch panel, any signal available at the EMAC patch panel 
could be buffered (inputs, outputs, etc.). 
DETAILED DESCRIPTION OF EMAC SOFTWARE 
Monitoring Unit Software 
The monitoring unit software package consists of an executive or main 
program and the following service subroutines: initialization, input, output, 
computation, table lookup, and data. Flowcharts of the main program and sub-
routines are shown in figures 15 to 20. These programs are programmed in 
Intel 8085 assembly language and reside in nonvolatile memory (EPROM). 
The function of the main program is simply to call the service subroutines 
in a sequential order. The initialization subroutine initializes the EMAC mon-
itoring unit computer peripherals which include two 8255-5 parallel port inter-
face chips, one 8279-5 keyboard/display interface chip, and a random access 
alphanumeric message display. The input routine tests for inputs from the 
keyboard, through the 8279 decoder interface chip, and sets a flag if any key 
has been pressed, and it also stores which of the keys in the keyboard have 
been pressed. The output routine handles all the output functions of the moni-
toring unit computer. It checks a flag to determine what kind of output has 
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been called for: output to the alphanumeric display, to the channel selector 
and display, or to the scaling circuit (for engineering units display). The 
calculation routine performs all the computation needed between input and out-
put routines. This includes determining which key on the keyboard was pressed 
and taking appropriate action and other calculations (e.g., the calculation of 
the scale factor for engineering unit display, scan up, previous channel, 
etc.). The table lookup routine (which is called by the computation routine) 
utilizes table lookup techniques to calculate scaling factor, decimal point 
position, and a name (with units) for the channel being displayed. And, 
finally, the data routine contains the messages to the alphanumeric display 
and all the data tables for channel information. 
Control Unit Support Software 
The control unit support software includes an operating system, a boot-
strap loader, a discrete input/discrete output diagnostic, and an analog 1nput/ 
output calibration program. The calibration program adjusts the full scale 
and zero offsets on the analog input/output boards. The discrete input/output 
diagnostic tests each discrete input and output individually. These two pro-
grams and the bootstrap loader are programmed in assembly language and were 
developed in-house by NASA. (The bootstrap loader operation was explained in 
the overall description of the control unit.) 
The control unit operating system is CP/H-86. This is a single user, 
general purpose operating system marketed by the Digital Research corporation. 
CP/H-86 provides facilities to do program load and unload, console (Oecwr1ter 
for the EHAC) communications, disk file management, and some rudimentary memory 
management. When configured to be used with the 64K 1SBC 86/12A single board 
computer, CP/H-86 occupies the lowest 12K of memory. The remaining 52K of 
memory are used as a transient program area for applications programs and for 
other scratch pad operating system functions. CP/H-86 contains three major 
options - the command control processor (CCP), the basic disk operating system 
(BOOS), and the basic input/output system (BIOS). The CCP accepts commands 
from the communications console, interprets them, and takes the appropriate 
action. The BOOS contains all the facilities to open, format, read, and organ-
ize in a logical manner files that are stored on a flexible diskette. In addi-
tion, it contains routines to do memory management (i.e., memory allocation and 
deal location) on the transient program area. The BOOS has an external entry 
point or 'hook' such that the majority of the file and memory management func-
tions can be accessed by applications programs. For example, a lewis designed 
data collection program (ref. 8) will make extensive use of these "hooks." 
Finally, the BIOS contains all the hardware dependent information necessary to 
allow CP/H-86 to operate in a particular computer configuration. This includes 
defining the disk layout (i.e., number of tracks, number of sectors, number of 
bytes per sector, etc.), the address and input/output format of the communica-
tion console dev1ce, the memory conf1gurat1on of the trans1ent program area, 
etc. Because all the hardware dependent information is concentrated in one 
particular area, CP/H-86 can be reconfigured easily for a wide variety of hard-
ware environments. When a command is received from the communications console, 
the CCP processes it and determines if an external applications program must be 
loaded from a disk. In such case, the program is loaded from the spec1f1ed 
d1sk and placed 1n the top part of the 1SBC 86/12A memory (i.e., highest memory 
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10cat10ns). The free memory above the operat1ng system and below the app11ca-
t10ns program 1s still available to be allocated by CP/M-86 for the applica-
tions program's own use. A more deta1led descr1pt1on of CP/M-86 and 1ts 
app11cat1ons is g1ven in references 9 and 10. 
EMAC Testing and Ver1f1cat1on 
All the EMAC mon1tor1ng un1t ' s BOB5-based software and hardware have been 
fully tested and ver1f1ed. A m1croprocessor development system cons1st1ng of 
the necessary hardware and software support to develop a m1croprocessor-based 
system was used to test and verify the mon1tor1ng unit. This system contains 
its own microprocessor and peripherals, a diskette-based operating system, and 
development software needed to des1gn and debug the target system. It also 
prov1des an 1n-c1rcu1t emulator (ICE 85), wh1ch makes 1t possible to debug the 
user hardware w1th software debugg1ng aids. The ICE-8S/development system com-
b1nat10n allows us to perform the follow1ng d1agnost1cs on the custom des1gned 
m1crocomputer: (1) set breakp01nts 1n the software to be able to look at the 
CPU reg1sters and status flags, (2) check the t1m1ng of cr1t1cal s1gnals 1n the 
hardware, (3) execute the software step by step for both software and hardware 
debugg1ng, and (4) perform other tests as reQu1red. 
The EMAC control un1t has also been successfully checked out. The 8086-
based control m1crocomputer has been tested using the 64K conf1gured vers10n 
of CP/M-86 operat1ng system. Proper d1sk f1le management and onboard program 
execut10n has been accomp11shed. The analog and d1screte 1nput/output boards 
have been ca11brated to spec1f1cat10ns us1ng d1agnost1c programs spec1f1cally 
wr1tten for these boards. 
CONCLUDING REMARKS AND FUTURE PLANS 
The flex1bility of the EMAC's design makes it a useful research tool for 
evaluat1ng a w1de var1ety of advanced dig1tal electron1c control modes. The 
EMAC un1t has been used to evaluate a bill of mater1als (BOM) control law for 
a GE VT700 he11copter eng1ne. A real-time hybrid computer s1mulat10n of the 
eng1ne and the real eng1ne were used to evaluate the BOM algorithm. Base11ne 
data have been generated for future controls research programs. This research 
effort 1s part of a cooperat1ve Army/NASA program to conduct d1g1tal electron1c 
controls research for small turbos haft eng1nes. The ma1n object1ve of th1s 
program is the engine test evaluation of modern control algorithms us1ng a 
flexible microprocessor-based digital electronic control system. The EMAC will 
be the mechan1sm for 1mplement1ng a modern mult1var1able control law app11ed to 
rotorcraft eng1nes. A deta1led description of the controls program is given in 
reference 11. A descr1pt1on of the GE VT700 BOM engine control system is pro-
vided in reference 12, and the real-time eng1ne s1mulation is described 1n 
reference 13. 
Upgrading the EMAC un1t would include the use of float1ng point ar1thmetic 
and h1gh level language programm1ng of the eng1ne control algor1thm. Present-
ly, the BOM control algor1thm is programmed 1n fixed-point assembly language, 
and only the data collect10n software 1s done 1n a float1ng point h1gh level 
language. Also, a dynamic data collection system to store transient data and 
uplink this data on11ne to a main frame computer for data reduction and plot-
t1ng is under consideration. This upgrading might need a faster microprocessor 
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and floating point coprocessor with more memory (larger than the present 64K). 
Another solution would be the use of multiprocessing technology which is pos-
sible with Mu1t1bus compatible systems. 
The engine monitoring and control unit has been built to meet all design 
requirements and is fully operational in the Army/NASA small turboshaft engine 
research program. 
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